

FN4144.6

# LSSGR/TR57 CO/Loop Carrier SLIC with Low Power Standby

The HC5523 is a subscriber line interface circuit which is interchangeable with Ericsson's PBL3764A/4 for distributed central office applications. Enhancements include immunity to circuit latch-up during hot plug and absence of false signaling in the presence of longitudinal currents.

The HC5523 is fabricated in a High Voltage Dielectrically Isolated (DI) Bipolar Process that eliminates leakage currents and device latch-up problems normally associated with junction isolated ICs. The elimination of the leakage currents results in improved circuit performance for wide temperature extremes. The latch free benefit of the DI process guarantees operation under adverse transient conditions. This process feature makes the HC5523 ideally suited for use in harsh outdoor environments.

#### Part Number Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG.#
HC5523IM	-40 to 85	28 Ld PLCC	N28.45
HC5523IP	-40 to 85	22 Ld PDIP	E22.4


#### **Features**

- · DI Monolithic High Voltage Process
- Programmable Current Feed (20mA to 60mA)
- Programmable Loop Current Detector Threshold and Battery Feed Characteristics
- · Ground Key and Ring Trip Detection
- Compatible with Ericsson's PBL3764A/4
- Thermal Shutdown
- · On-Hook Transmission
- Wide Battery Voltage Range (-24V to -58V)
- · Low Standby Power
- Meets TR-NWT-000057 Transmission Requirements
- -40°C to 85°C Ambient Temperature Range

# **Applications**

- · Digital Loop Carrier Systems
- · Pair Gain
- Fiber-In-The-Loop ONUs
- POTS
- · Wireless Local Loop
- PABX
- Hybrid Fiber Coax
- Related Literature
  - AN9632, Operation of the HC5523/15 Evaluation Board

# **Block Diagram**



#### **Absolute Maximum Ratings**

Temperature, Humidity
Storage Temperature Range65°C to 150°C
Operating Temperature Range40°C to 110°C
Operating Junction Temperature Range40°C to 150°C
Power Supply $(-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C})$
Supply Voltage V <sub>CC</sub> to GND 0.5V to 7V
Supply Voltage V <sub>EE</sub> to GND7V to 0.5V
Supply Voltage V <sub>BAT</sub> to GND80V to 0.5V
Ground
Voltage between AGND and BGND0.3V to 0.3V
Relay Driver
Ring Relay Supply Voltage0V to 20V
Ring Relay Current
Ring Trip Comparator
Input Voltage
Input Current5mA to 5mA
Digital Inputs, Outputs (C1, C2, E0, E1, DET)
Input Voltage
Output Voltage (DET Not Active)
Output Current (DET)
Tipx and Ringx Terminals ( $-40^{\circ}C \le T_A \le +85^{\circ}C$ )
Tipx or Ringx Voltage, Continuous (Referenced to GND) V <sub>BAT</sub> to
+2V
Tipx or Ringx, Pulse < 10ms, T <sub>REP</sub> > 10s V <sub>BAT</sub> -20V to +5V
Tipx or Ringx, Pulse < $10\mu$ s, $T_{REP} > 10s V_{BAT}$ -40V to +10V
Tipx or Ringx, Pulse < 250ns, $T_{REP} > 10s V_{BAT}$ -70V to +15V
Tipx or Ringx Current
ESD Rating500V

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
22 Lead PDIP Package	53
28 Lead PLCC Package	53
Continuous Power Dissipation at 70°C	
22 Lead PDIP Package	1.5W
28 Lead PLCC Package	
Package Power Dissipation at 70°C, t < 100ms, t <sub>REP</sub> >	> 1s
22 Lead PDIP Package	4W
28 Lead PLCC Package	4W
Derate above	
Plastic DIP	
PLCC	
Maximum Junction Temperature Range40	
Maximum Storage Temperature Range65	5°C to 150°C
Maximum Lead Temperature	300 <sup>0</sup> C
(Soldering 10s, PLCC Lead Tips Only)	

#### **Die Characteristics**

Gate Count ...... 543 Transistors, 51 Diodes

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE

#### **Typical Operating Conditions**

These represent the conditions under which the part was developed and are suggested as guidelines.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Case Temperature		-40	-	100	οС
V <sub>CC</sub> with Respect to AGND	-40°C to 85°C	4.75	-	5.25	V
V <sub>EE</sub> with Respect to AGND	-40°C to 85°C	-5.25	-	-4.75	V
V <sub>BAT</sub> with Respect to BGND	-40°C to 85°C	-58	-	-24	V


#### **Electrical Specifications**

 $T_{A}=-40^{O}C~to~85^{O}C,~V_{CC}=+5V~\pm5\%,~V_{EE}=-5V~\pm5\%,~V_{BAT}=-48V,~AGND=BGND=0V,~R_{DC1}=R_{DC2}=41.2k\Omega,~R_{D}=39k\Omega,~R_{SG}=0\Omega,~R_{F1}=R_{F2}=0\Omega,~C_{HP}=10nF,~C_{DC}=1.5\mu F,~Z_{L}=600\Omega,~Unless~Otherwise~Specified.~All~pin~number~references~in~the~figures~refer~to~the~28~lead~PLCC~package.$ 


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Overload Level	1% THD, $Z_L = 600Ω$ , (Note 2, Figure 1)	3.1	-	-	V <sub>PEAK</sub>
Longitudinal Impedance (Tip/Ring)	0 < f < 100Hz (Note 3, Figure 2)	-	20	35	Ω/Wire

<sup>1.</sup>  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

 $T_A=-40^{\circ}C$  to  $85^{\circ}C$ ,  $V_{CC}=+5V\pm5\%$ ,  $V_{EE}=-5V\pm5\%$ ,  $V_{BAT}=-48V$ , AGND=BGND=0V,  $R_{DC1}=R_{DC2}=41.2k\Omega$ ,  $R_D=39k\Omega$ ,  $R_{SG}=0\Omega$ ,  $R_{F1}=R_{F2}=0\Omega$ ,  $C_{HP}=10nF$ ,  $C_{DC}=1.5\mu F$ ,  $Z_L=600\Omega$ , Unless Otherwise Specified. All pin number references in the figures refer to the 28 lead PLCC package. (Continued)



 $T_A=-40^{o}\text{C to }85^{o}\text{C}, V_{CC}=+5\text{V}\pm5\%, V_{EE}=-5\text{V}\pm5\%, V_{BAT}=-48\text{V}, \text{AGND}=\text{BGND}=0\text{V}, R_{DC1}=R_{DC2}=41.2\text{k}\Omega, R_D=3\text{pk}\Omega, R_{SG}=0\Omega, R_{F1}=R_{F2}=0\Omega, C_{HP}=10\text{nF}, C_{DC}=1.5\mu\text{F}, Z_L=600\Omega, Unless Otherwise Specified. All pin number references in the figures refer to the 28 lead PLCC package.$ **(Continued)** 



 $T_A=-40^{o}C~to~85^{o}C,~V_{CC}=+5V~\pm5\%,~V_{EE}=-5V~\pm5\%,~V_{BAT}=-48V,~AGND=BGND=0V,~R_{DC1}=R_{DC2}=41.2k\Omega,~R_D=39k\Omega,~R_{SG}=0\Omega,~R_{F1}=R_{F2}=0\Omega,~C_{HP}=10nF,~C_{DC}=1.5\mu F,~Z_L=600\Omega,~Unless~Otherwise~Specified.~All~pin~number~references~in~the~figures~refer~to~the~28~lead~PLCC~package.~~ (Continued)$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS		
TIP IDLE VOLTAGE							
Active, I <sub>L</sub> = 0		-	-4	-	V		
Standby, I <sub>L</sub> = 0		-	<0	-	V		
RING IDLE VOLTAGE		+					
Active, $I_L = 0$		-	-44	-	V		
Standby, $I_L = 0$		-	>-48	-	V		
TIP-RING Open Loop Metallic Voltage, V <sub>TR</sub>	$V_{BAT} = -52V$ , $R_{SG} = 0\Omega$	43	-	47	V		
4-WIRE TRANSMIT PORT (V <sub>TX</sub> )							
Overload Level	(Z <sub>L</sub> > 20kΩ, 1% THD) (Note 12, Figure 7)	3.1	-	-	V <sub>PEAK</sub>		
Output Offset Voltage	$E_G = 0$ , $Z_L = \infty$ (Note 13, Figure 7)	-60	-	60	mV		
Output Impedance (Guaranteed by Design)	0.2kHz < f < 03.4kHz	-	5	20	W		
2- to 4-Wire (Metallic to V <sub>TX</sub> ) Voltage Gain	0.3kHz < f < 03.4kHz (Note 14, Figure 7)	0.98	1.0	1.02	V/V		




FIGURE 6. TWO-WIRE RETURN LOSS




FIGURE 7. OVERLOAD LEVEL (4-WIRE TRANSMIT PORT),
OUTPUT OFFSET VOLTAGE, 2-WIRE TO 4-WIRE
VOLTAGE GAIN AND HARMONIC DISTORTION

4-WIRE RECEIVE PORT (RSN)					
DC Voltage	I <sub>RSN</sub> = 0mA	-	0	-	V
R <sub>X</sub> Sum Node Impedance (Gtd by Design)	0.2kHz < f < 3.4kHz	-	-	20	W
Current Gain-RSN to Metallic	0.3kHz < f < 3.4kHz (Note 15, Figure 8)	980	1000	1020	Ratio
FREQUENCY RESPONSE (OFF-HOOK)					
2-Wire to 4-Wire	0dBm at 1.0kHz, E <sub>RX</sub> = 0V 0.3kHz < f < 3.4kHz (Note 16, Figure 9)	-0.2	-	0.2	dB
4-Wire to 2-Wire	0dBm at 1.0kHz, E <sub>G</sub> = 0V 0.3kHz < f < 3.4kHz (Note 17, Figure 9)	-0.2	-	0.2	dB
4-Wire to 4-Wire	0dBm at 1.0kHz, E <sub>G</sub> = 0V 0.3kHz < f < 3.4kHz (Note 18, Figure 9)	-0.2	-	0.2	dB
INSERTION LOSS		-	1	1	
2-Wire to 4-Wire	0dBm, 1kHz (Note 19, Figure 9)	-0.2	-	0.2	dB
4-Wire to 2-Wire	0dBm, 1kHz (Note 20, Figure 9)	-0.2	-	0.2	dB
GAIN TRACKING (Ref = -10dBm, at 1.0kHz)		-	1	1	
2-Wire to 4-Wire	+3dBm to +7dBm (Note 21, Figure 9)	-0.15	-	0.15	dB
2-Wire to 4-Wire	-40dBm to +3dBm (Note 21, Figure 9)	-0.1	-	0.1	dB
2-Wire to 4-Wire	-55dBm to -40dBm (Note 21, Figure 9)	-0.2	-	0.2	dB
4-Wire to 2-Wire	-40dBm to +7dBm (Note 22, Figure 9)	-0.1	-	0.1	dB
4-Wire to 2-Wire	-55dBm to -40dBm (Note 22, Figure 9)	-0.2	-	0.2	dB

 $T_A=-40^{o}\text{C to }85^{o}\text{C}, V_{CC}=+5\text{V}\pm5\%, V_{EE}=-5\text{V}\pm5\%, V_{BAT}=-48\text{V}, \text{AGND}=\text{BGND}=0\text{V}, R_{DC1}=R_{DC2}=41.2\text{k}\Omega, R_D=3\text{pk}\Omega, R_{SG}=0\Omega, R_{F1}=R_{F2}=0\Omega, C_{HP}=10\text{nF}, C_{DC}=1.5\mu\text{F}, Z_L=600\Omega, Unless Otherwise Specified. All pin number references in the figures refer to the 28 lead PLCC package.$ **(Continued)** 

3

0

7

5

12

9

mΑ

mΑ

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$GRX = ((V_{TR1} - V_{TR2})(300k))/(-3)(600)$					
Where: $V_{TR1}$ is the Tip to Ring Voltage with $V_{RS}$ and $V_{TR2}$ is the Tip to Ring Voltage with $V_{RS}$	SN = 0V SN = -3V $V_{RSN} = 0V$				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		QUENCY RE		R <sub>T</sub> 600kΩ R <sub>RX</sub> 300kΩ NSERTION L	
NOISE			1	1	
Idle Channel Noise at 2-Wire	C-Message Weighting (Note 23, Figure 10)	-	8.5	-	dBrnC
	Psophometrical Weighting (Note 23, Figure 10)	-	-81.5	-	dBrnp
Idle Channel Noise at 4-Wire	C-Message Weighting (Note 24, Figure 10)	-	8.5	-	dBrnC
	Psophometrical Weighting (Note 23, Figure 10)	-	-81.5	-	dBrnp
HARMONIC DISTORTION			1	1	
2-Wire to 4-Wire	0dBm, 1kHz (Note 25, Figure 7)	-	-65	-54	dB
4-Wire to 2-Wire	0dBm, 0.3kHz to 3.4kHz (Note 26, Figure 9)	-	-65	-54	dB
BATTERY FEED CHARACTERISTICS			1	1	
Constant Loop Current Tolerance R <sub>DCX</sub> = 41.2kΩ	$I_L = 2500/(R_{DC1} + R_{DC2}),$ -40°C to 85°C (Note 27)	0.92I <sub>L</sub>	ΙL	1.08I <sub>L</sub>	mA
Loop Current Tolerance (Standby)	I <sub>L</sub> = (V <sub>BAT</sub> -3)/(R <sub>L</sub> +1800), -40°C to 85°C (Note 28)	0.8I <sub>L</sub>	ΙL	1.2l <sub>L</sub>	mA
Open Circuit Voltage (V <sub>TIP</sub> - V <sub>RING</sub> )	-40°C to 85°C, (Active) $R_{SG} = \infty$	14	16.67	20	V
LOOP CURRENT DETECTOR			1	II.	
On-Hook to Off-Hook	$R_D = 39k\Omega$ , -40°C to 85°C	372/R <sub>D</sub>	465/R <sub>D</sub>	558/R <sub>D</sub>	mA
Off-Hook to On-Hook	$R_D = 39k\Omega$ , -40°C to 85°C	325/R <sub>D</sub>	405/R <sub>D</sub>	485/R <sub>D</sub>	mA
Loop Current Hysteresis	$R_D = 39k\Omega$ , -40°C to 85°C	25/R <sub>D</sub>	60/R <sub>D</sub>	95/R <sub>D</sub>	mA
GROUND KEY DETECTOR				•	
Tip/Ring Current Difference - Trigger	(Note 29, Figure 11)	8	12	17	mA
	1				

(Note 29, Figure 11)

(Note 29, Figure 11)

Tip/Ring Current Difference - Reset

Hysteresis

 $T_A=-40^{o}\text{C to }85^{o}\text{C}, V_{CC}=+5\text{V}\pm5\%, V_{EE}=-5\text{V}\pm5\%, V_{BAT}=-48\text{V}, \text{AGND}=\text{BGND}=0\text{V}, R_{DC1}=R_{DC2}=41.2\text{k}\Omega, R_D=3\text{pk}\Omega, R_{SG}=0\Omega, R_{F1}=R_{F2}=0\Omega, C_{HP}=10\text{nF}, C_{DC}=1.5\mu\text{F}, Z_L=600\Omega, Unless Otherwise Specified. All pin number references in the figures refer to the 28 lead PLCC package.$ **(Continued)** 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$\begin{array}{c c} R_L \\ \hline 600\Omega \end{array} \begin{array}{c} V_{TR} \\ \hline \end{array}$ $\begin{array}{c c} V_{TR} \\ \hline \end{array}$ $\begin{array}{c c} R_{IP} \\ 27 \\ \hline \end{array}$ $\begin{array}{c c} R_{ING} \\ R_{ING} \\ R_{ING} \\ R_{IS} \\ \hline \end{array}$ $\begin{array}{c c} R_{IS} \\ R_{IS} \\ \hline \end{array}$ FIGURE 10. IDLE CHANI	$R_{T}$ $600k\Omega$ $V_{TX}$ $R_{RX}$ $300k\Omega$ NEL NOISE  FIG.	RING 28 DET		$k\Omega = 1.5\mu F$ $E_1 = C_1 = 0,$	<u>-</u>
RING TRIP DETECTOR (DT, DR)					
Offset Voltage	Source Res = 0	-20	-	20	mV
Input Bias Current	Source Res = 0	-360	-	360	nA
Input Common-Mode Range	Source Res = 0	V <sub>BAT</sub> +1	-	0	V
Input Resistance	Source Res = 0, Unbalanced	1	-	-	MΩ
	Source Res = 0, Balanced	3	-	-	MΩ
RING RELAY DRIVER	1.			1	
V <sub>SAT</sub> at 25mA	I <sub>OL</sub> = 25mA	-	0.2	0.6	V
Off-State Leakage Current	V <sub>OH</sub> = 12V	-	-	10	μА
DIGITAL INPUTS (E0, E1, C1, C2)		1		1	
Input Low Voltage, V <sub>IL</sub>		0	-	0.8	V
Input High Voltage, V <sub>IH</sub>		2	-	V <sub>CC</sub>	V
Input Low Current, I <sub>IL</sub> : C1, C2	V <sub>IL</sub> = 0.4V	-200	-	-	μΑ
Input Low Current, I <sub>IL</sub> : E0, E1	V <sub>IL</sub> = 0.4V	-100	-	-	μΑ
Input High Current	V <sub>IH</sub> = 2.4V	-	-	40	μА
DETECTOR OUTPUT (DET)					1
Output Low Voltage, V <sub>OL</sub>	I <sub>OL</sub> = 2mA	-	-	0.45	V
Output High Voltage, V <sub>OH</sub>	I <sub>OH</sub> = 100μA	2.7	-	-	V
Internal Pull-Up Resistor		10	15	20	kΩ
POWER DISSIPATION (V <sub>BAT</sub> = -48V)					
Open Circuit State	C1 = C2 = 0	-	26.3	41	mW
On-Hook, Standby	C1 = C2 = 1	-	37.5	57	mW
On-Hook, Active	C1 = 0, C2 = 1, R <sub>L</sub> = High Impedance	-	110	216	mW
Off-Hook, Active	$C1 = 0$ , $C2 = 1$ , $R_L = 600\Omega$	-	1.1	1.4	W
TEMPERATURE GUARD				1	
Thermal Shutdown		150	-	180	оС
SUPPLY CURRENTS (V <sub>BAT</sub> = -28V)				1	T
Open Circuit State (C1, 2 = 0, 0)	Icc	-	1.3	2.0	mA
On-Hook	I <sub>EE</sub>	-	0.6	0.9	mA
	I <sub>BAT</sub>	-	0.35	0.55	mA
Standby State (C1, 2 = 1, 1)	Icc	-	1.6	2.25	mA
On-Hook	Hook I <sub>EE</sub>			0.9	mA
	I <sub>BAT</sub>	-	0.55	0.85	mA

 $T_A=-40^{o}\text{C to }85^{o}\text{C}, V_{CC}=+5\text{V}\pm5\%, V_{EE}=-5\text{V}\pm5\%, V_{BAT}=-48\text{V}, \text{AGND}=\text{BGND}=0\text{V}, R_{DC1}=R_{DC2}=41.2\text{k}\Omega, R_D=3\text{pk}\Omega, R_{SG}=0\Omega, R_{F1}=R_{F2}=0\Omega, C_{HP}=10\text{nF}, C_{DC}=1.5\mu\text{F}, Z_L=600\Omega, Unless Otherwise Specified. All pin number references in the figures refer to the 28 lead PLCC package. (Continued)$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS		
Active State (C1, 2 = 0, 1)	Icc	-	3.7	5.8	mA		
On-Hook	I <sub>EE</sub>	-	1.1	1.8	mA		
	I <sub>BAT</sub>	-	2.2	3.7	mA		
PSRR	PSRR						
V <sub>CC</sub> to 2 or 4-Wire Port	(Note 30, Figure 12)	-	40	-	dB		
V <sub>EE</sub> to 2 or 4-Wire Port	(Note 30, Figure 12)	-	40	-	dB		
V <sub>BAT</sub> to 2 or 4-Wire Port	(Note 30, Figure 12)	-	40	-	dB		




FIGURE 12. POWER SUPPLY REJECTION RATIO

# Circuit Operation and Design Information

The HC5523 is a current feed voltage sense **S**ubscriber **L**ine Interface **C**ircuit (SLIC). This means that for short loop applications the SLIC provides a programed constant current to the tip and ring terminals while sensing the tip to ring voltage.

The following discussion separates the SLIC's operation into its DC and AC paths, then follows up with additional circuit and design information.

# Constant Loop Current (DC) Path

#### SLIC in the Active Mode

The DC path establishes a constant loop current that flows out of tip and into the ring terminal. The loop current is programmed by resistors  $R_{DC1},\,R_{DC2}$  and the voltage on the  $R_{DC}$  pin (Figure 13). The  $R_{DC}$  voltage is determined by the voltage across  $R_1$  in the saturation guard circuit. Under constant current feed conditions, the voltage drop across  $R_1$  sets the  $R_{DC}$  voltage to -2.5V. This occurs when current flows through  $R_1$  into the current source  $I_2$ . The  $R_{DC}$  voltage establishes a current ( $I_{RSN}$ ) that is equal to  $V_{RDC}/(R_{DC1}+R_{DC2})$ . This current is then multiplied by 1000, in the loop current circuit, to become the tip and ring loop currents.

For the purpose of the following discussion, the saturation guard voltage is defined as the maximum tip to ring voltage at which the SLIC can provide a constant current for a given battery and overhead voltage.

For loop resistances that result in a tip to ring voltage less than the saturation guard voltage the loop current is defined as:

$$I_L = \frac{2.5V}{R_{DC1} + R_{DC2}} \times 1000$$
 (EQ. 1)

where:  $I_1$  = Constant loop current.

 $R_{DC1}$  and  $R_{DC2}$  = Loop current programming resistors.

Capacitor  $C_{DC}$  between  $R_{DC1}$  and  $R_{DC2}$  removes the VF signals from the battery feed control loop. The value of  $C_{DC}$  is determined by Equation 2:

$$C_{DC} = T \times \left(\frac{1}{R_{DC1}} + \frac{1}{R_{DC2}}\right)$$
 (EQ. 2)

where T = 30ms

NOTE: The minimum  $C_{DC}$  value is obtained if  $R_{DC1} = R_{DC2}$  Figure 14 illustrates the relationship between the tip to ring voltage and the loop resistance. For a  $0\Omega$  loop resistance both tip and ring are at  $V_{BAT}/2$ . As the loop resistance increases, so does the voltage differential between tip and ring. When this differential voltage becomes equal to the saturation guard voltage, the operation of the SLIC's loop feed changes from a constant current feed to a resistive feed. The loop current in the resistive feed region is no longer constant but varies as a function of the loop resistance.




FIGURE 13. DC LOOP CURRENT




Figure 15 shows the relationship between the saturation guard voltage, the loop current and the loop resistance. Notice from Figure 15 that for a loop resistance <1.2k $\Omega$  (RSG = 4.0k $\Omega$ ) the SLIC is operating in the constant current feed region and for resistances >1.2k $\Omega$  the SLIC is operating in the resistive feed region. Operation in the resistive feed region allows long loop and off-hook transmission by keeping the tip and ring voltages off the rails. Operation in this region is transparent to the customer.




FIGURE 15.  $V_{TR}$  vs  $I_L$  and  $R_L$ 

The Saturation Guard circuit (Figure 13) monitors the tip to ring voltage via the transconductance amplifier A<sub>1</sub>. A<sub>1</sub> generates a current that is proportional to the tip to ring voltage difference. I1 is internally set to sink all of A1's current until the tip to ring voltage exceeds 12.5V. When the tip to ring voltage exceeds 12.5V (with no RSG resistor) A<sub>1</sub> supplies more current than I<sub>1</sub> can sink. When this happens A2 amplifies its input current by a factor of 12 and the current through R<sub>1</sub> becomes the difference between I<sub>2</sub> and the output current from A2. As the current from A2 increases, the voltage across R<sub>1</sub> decreases and the output voltage on R<sub>DC</sub> decreases. This results in a corresponding decrease in the loop current. The RSG pin provides the ability to increase the saturation guard reference voltage beyond 12.5V. Equation 3 gives the relationship between the RSG resistor value and the programmable saturation guard reference voltage:

$$V_{SGREF} = 12.5 + \frac{5 \cdot 10^5}{R_{SG} + 17300}$$
 (EQ. 3)

where:

V<sub>SGREF</sub> = Saturation Guard reference voltage.

 $R_{SG}$  = Saturation Guard programming resistor.

When the Saturation guard reference voltage is exceeded, the tip to ring voltage is calculated using Equation 4:

$$V_{TR} = R_L \times \frac{16.66 + 5 \cdot 10^5 / (R_{SG} + 17300)}{R_L + (R_{DC1} + R_{DC2}) / 600}$$
 (EQ. 4)


where:

V<sub>TR</sub> = Voltage differential between tip and ring.

 $R_I$  = Loop resistance.

For on-hook transmission  $R_L = \infty$ , Equation 4 reduces to:

$$V_{TR} = 16.66 + \frac{5 \cdot 10^5}{R_{SG} + 17300}$$
 (EQ. 5)



The value of  $R_{SG}$  should be calculated to allow maximum loop length operation. This requires that the saturation guard reference voltage be set as high as possible without clipping the incoming or outgoing VF signal. A voltage margin of -4V on tip and -4V on ring, for a total of -8V margin, is recommended as a general guideline. The value of  $R_{SG}$  is calculated using Equation 6:

$$R_{SG} = \left(\frac{5 \cdot 10^{5}}{(|V_{BAT}| - V_{MAR}) \times \left(1 + \frac{(R_{DC1} + R_{DC2})}{600R_{L}}\right) - 16.66V} - 17300\right)$$
(EQ. 6)

where:

 $V_{BAT}$  = Battery voltage.

V<sub>MAR</sub> = Voltage Margin. Recommended value of -8V to allow a maximum overload level of 3.1V peak.

For on-hook transmission  $R_L = \infty$ , Equation 6 reduces to:

$$R_{SG} = \frac{5 \cdot 10^5}{|V_{BAT}| - V_{MAR} - 16.66V} - 17300$$
 (EQ. 7)

#### SLIC in the Standby Mode

Overall system power is saved by configuring the SLIC in the standby state when not in use. In the standby state the tip and ring amplifiers are disabled and internal resistors are connected between tip to ground and ring to  $V_{BAT}$ . This connection enables a loop current to flow when the phone goes off-hook. The loop current detector then detects this current and the SLIC is configured in the active mode for voice transmission. The loop current in standby state is calculated as follows:

$$I_{L} \approx \frac{\left|V_{BAT}\right| - 3V}{R_{L} + 1800\Omega}$$
 (EQ. 8)

where:

 $I_{I}$  = Loop current in the standby state.

 $R_{I}$  = Loop resistance.

V<sub>BAT</sub> = Battery voltage.

# (AC) Transmission Path

#### SLIC in the Active Mode

Figure 16 shows a simplified AC transmission model. Circuit analysis yields the following design equations:

$$V_{TR} = V_{TX} + I_{M} \cdot 2R_{F}$$
 (EQ. 9)

$$\frac{V_{TX}}{Z_{T}} + \frac{V_{RX}}{Z_{RX}} = \frac{I_{M}}{1000}$$
 (EQ. 10)

$$V_{TR} = E_G - I_M \bullet Z_L \tag{EQ. 11}$$

where:

 $V_{TR}$  = Is the AC metallic voltage between tip and ring, including the voltage drop across the fuse resistors  $R_{F}$ .

V<sub>TX</sub> = Is the AC metallic voltage. Either at the ground referenced 4-wire side or the SLIC tip and ring terminals.

I<sub>M</sub> = Is the AC metallic current.

 $R_F$  = Is a fuse resistor.

 $Z_T$  = Is used to set the SLIC's 2-wire impedance.

V<sub>RX</sub> = Is the analog ground referenced receive signal.

 $Z_{RX}$  = Is used to set the 4-wire to 2-wire gain.

 $E_G$  = Is the AC open circuit voltage.

 $Z_L$  = Is the line impedance.

### (AC) 2-Wire Impedance

The AC 2-wire impedance ( $Z_{TR}$ ) is the impedance looking into the SLIC, including the fuse resistors, and is calculated as follows:

Let  $V_{RX} = 0$ . Then from Equation 10

$$V_{TX} = Z_T \bullet \frac{I_M}{1000}$$
 (EQ. 12)

Z<sub>TR</sub> is defined as:

$$Z_{TR} = \frac{V_{TR}}{I_{M}}$$
 (EQ. 13)

Substituting in Equation 9 for V<sub>TR</sub>

$$Z_{TR} = \frac{V_{TX}}{I_{M}} + \frac{2R_{F} \bullet I_{M}}{I_{M}}$$
 (EQ. 14)

Substituting in Equation 12 for  $V_{TX}$ 

$$Z_{TR} = \frac{Z_{T}}{1000} + 2R_{F}$$
 (EQ. 15)

Therefore

$$Z_{T} = 1000 \bullet (Z_{TR} - 2R_{F})$$
 (EQ. 16)

Equation 16 can now be used to match the SLIC's impedance to any known line impedance ( $Z_{TR}$ ).

#### Example:

Calculate  $Z_T$  to make  $Z_{TR}$  =  $600\Omega$  in series with 2.16µF.  $R_F$  =  $20\Omega.$ 

$$Z_{T} = 1000 \bullet \left(600 + \frac{1}{j\omega \bullet 2.16 \bullet 10^{-6}} - 2 \bullet 20\right)$$

 $Z_T = 560k\Omega$  in series with 2.16nF

#### (AC) 2-Wire to 4-Wire Gain

The 2-wire to 4-wire gain is equal to V<sub>TX</sub>/ V<sub>TR</sub>

From Equations 9 and 10 with  $V_{RX} = 0$ 

$$A_{2-4} = \frac{V_{TX}}{V_{TR}} = \frac{Z_T/1000}{Z_T/1000 + 2R_F}$$
 (EQ. 17)

#### (AC) 4-Wire to 2-Wire Gain

The 4-wire to 2-wire gain is equal to V<sub>TR</sub>/V<sub>RX</sub>

From Equations 9, 10 and 11 with  $E_G = 0$ 

$$A_{4-2} = \frac{V_{TR}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \bullet \frac{Z_L}{\frac{Z_T}{1000} + 2R_F + Z_L}$$
 (EQ. 18)

For applications where the 2-wire impedance ( $Z_{TR}$ , Equation 15) is chosen to equal the line impedance ( $Z_{L}$ ), the expression for  $A_{4-2}$  simplifies to:

$$A_{4-2} = -\frac{Z_T}{Z_{RX}} \cdot \frac{1}{2}$$
 (EQ. 19)

#### (AC) 4-Wire to 4-Wire Gain

The 4-wire to 4-wire gain is equal to V<sub>TX</sub>/V<sub>RX</sub>

From Equations 9, 10 and 11 with  $E_G = 0$ 

$$A_{4-4} = \frac{V_{TX}}{V_{RX}} = -\frac{Z_T}{Z_{RX}} \bullet \frac{Z_L + 2R_F}{\frac{Z_T}{1000} + 2R_F + Z_L}$$
 (EQ. 20)

# Transhybrid Circuit

The purpose of the transhybrid circuit is to remove the receive signal ( $V_{RX}$ ) from the transmit signal ( $V_{TX}$ ), thereby preventing an echo on the transmit side. This is accomplished by using an external op amp (usually part of the CODEC) and by the inversion of the signal from the 4-wire receive port (RSN) to the 4-wire transmit port ( $V_{TX}$ ). Figure 17 shows the transhybrid circuit. The input signal will be subtracted from the output signal if  $I_1$  equals  $I_2$ . Node analysis yields the following equation:

$$\frac{V_{TX}}{R_{TX}} + \frac{V_{RX}}{Z_{R}} = 0 ag{EQ. 21}$$

The value of Z<sub>B</sub> is then

$$Z_{B} = -R_{TX} \bullet \frac{V_{RX}}{V_{TX}}$$
 (EQ. 22)

Where  $V_{RX}/V_{TX}$  equals 1/  $A_{4-4}$ 

Therefore

$$Z_{B} = R_{TX} \cdot \frac{Z_{RX}}{Z_{T}} \cdot \frac{Z_{T}}{1000} + 2R_{F} + Z_{L}$$
 (EQ. 23)

#### Example:

Given:  $R_{TX}$  = 20k $\Omega$ ,  $Z_{RX}$  = 280k $\Omega$ ,  $Z_{T}$  = 562k $\Omega$  (standard value),  $R_{F}$  = 20 $\Omega$  and Z = 600 $\Omega$ 

The value of  $Z_B = 18.7k\Omega$ 




FIGURE 17. TRANSHYBRID CIRCUIT

#### Supervisory Functions

The loop current, ground key and the ring trip detector outputs are multiplexed to a single logic output pin called DET. See Table 1 to determine the active detector for a given logic input. For further discussion of the logic circuitry see section titled "Digital Logic Inputs".

Before proceeding with an explanation of the loop current detector, ground key detector and later the longitudinal impedance, it is important to understand the difference between a "metallic" and "longitudinal" loop currents. Figure 18 illustrates 3 different types of loop current encountered.

Case 1 illustrates the metallic loop current. The definition of a metallic loop current is when **equal** currents flow out of tip and into ring. Loop current is a metallic current.

Cases 2 and 3 illustrate the longitudinal loop current. The definition of a longitudinal loop current is a common mode current, that flows either out of or into tip and ring simultaneously. Longitudinal currents in the on-hook state result in equal currents flowing through the sense resistors  $R_1$  and  $R_2$  (Figure 18). And longitudinal currents in the off-hook state result in unequal currents flowing through the sense resistors  $R_1$  and  $R_2$ . Notice that for case 2, longitudinal currents flowing away from the SLIC, the current through  $R_1$  is the metallic loop current plus the longitudinal current; whereas the current through  $R_2$  is the metallic loop current minus the longitudinal current. Longitudinal currents are generated when the phone line is influenced by magnetic fields (e.g., power lines).

#### **Loop Current Detector**

Figure 18 shows a simplified schematic of the loop current and ground key detectors. The loop current detector works by sensing the metallic current flowing through resistors  $R_1$  and  $R_2$ . This results in a current ( $I_{RD}$ ) out of the transconductance amplifier ( $gm_1$ ) that is equal to the product of  $gm_1$  and the metallic loop current.  $I_{RD}$  then flows out the

 $R_D$  pin and through resistor  $R_D$  to  $V_{EE}$ . The value of  $I_{RD}$  is equal to:

$$I_{RD} = \frac{\left|I_{TIP} - I_{RING}\right|}{600} = \frac{I_L}{300}$$
 (EQ. 24)

The  $I_{RD}$  current results in a voltage drop across  $R_D$  that is compared to an internal 1.25V reference voltage. When the voltage drop across  $R_D$  exceeds 1.25V, and the logic is configured for loop current detection, the  $\overline{DET}$  pin goes low.

The hysteresis resistor  $R_H$  adds an additional voltage effectively across  $R_D$ , causing the on-hook to off-hook threshold to be slightly higher than the off-hook to on-hook threshold.

Taking into account the hysteresis voltage, the typical value of  $R_{D}$  for the on-hook to off-hook condition is:

$$R_{D} = \frac{465}{I_{ON-HOOK to OFF-HOOK}}$$
 (EQ. 25)

Taking into account the hysteresis voltage, the typical value of  $R_D$  for the off-hook to on-hook condition is:

$$R_{D} = \frac{375}{I_{OFF-HOOK to ON-HOOK}}$$
 (EQ. 26)

A filter capacitor  $(C_D)$  in parallel with  $R_D$  will improve the accuracy of the trip point in a noisy environment. The value of this capacitor is calculated using the following Equation:

$$C_{D} = \frac{T}{R_{D}}$$
 (EQ. 27)

where: T = 0.5ms

#### **Ground Key Detector**




FIGURE 18. LOOP CURRENT AND GROUND KEY DETECTORS

A simplified schematic of the ground key detector is shown in Figure 18. Ground key, is the process in which the ring terminal is shorted to ground for the purpose of signaling an Operator or seizing a phone line (between the Central Office and a Private Branch Exchange). The Ground Key detector is activated when unequal current flow through resistors R<sub>1</sub> and R2. This results in a current (IGK) out of the transconductance amplifier (gm<sub>2</sub>) that is equal to the product of gm<sub>2</sub> and the differential (I<sub>TIP</sub> -I<sub>RING</sub>) loop current. If I<sub>GK</sub> is less than the internal current source  $(I_1)$ , then diode  $D_1$  is on and the output of the ground key comparator is low. If IGK is greater than the internal current source  $(I_1)$ , then diode  $D_2$  is on and the output of the ground key comparator is high. With the output of the ground key comparator high, and the logic configured for ground key detect, the DET pin goes low. The ground key detector has a built in hysteresis of typically 5mA between its trigger and reset values.

#### Ring Trip Detector

Ring trip detection is accomplished with the internal ring trip comparator and the external circuitry shown in Figure 19. The process of ring trip is initiated when the logic input pins are in the following states: E0 = 0, E1 = 1/0, C1 = 1 and C2 = 0. This logic condition connects the ring trip comparator to the  $\overline{DET}$  output, and causes the Ringrly pin to energize the ring relay. The ring relay connects the tip and ring of the phone to the external circuitry in Figure 19. When the phone is on-hook the DT pin is more positive than the DR pin and the  $\overline{DET}$  output is high. For off-hook conditions DR is more positive than DT and  $\overline{DET}$  goes low. When  $\overline{DET}$  goes low, indicating that the phone has gone off-hook, the SLIC is commanded by the logic inputs to go into the active state. In the active state, tip and ring are once again connected to the phone and normal operation ensues.

Figure 19 illustrates battery backed unbalanced ring injected ringing. For tip injected ringing just reverse the leads to the phone. The ringing source could also be balanced.

NOTE: The  $\overline{\text{DET}}$  output will toggle at 20Hz because the DT input is not completely filtered by  $C_{RT}$ . Software can examine the duty cycle and determine if the  $\overline{\text{DET}}$  pin is low for more that half the time, if so the off-hook condition is indicated.




FIGURE 19. RING TRIP CIRCUIT FOR BATTERY BACKED RINGING

# Longitudinal Impedance

The feedback loop described in Figure 20(A, B) realizes the desired longitudinal impedances from tip to ground and from ring to ground. Nominal longitudinal impedance is resistive and in the order of  $22\Omega$ .

In the presence of longitudinal currents this circuit attenuates the voltages that would otherwise appear at the tip and ring terminals, to levels well within the common mode range of the SLIC. In fact, longitudinal currents may exceed the programmed DC loop current without disturbing the SLIC's VF transmission capabilities.

The function of this circuit is to maintain the tip and ring voltages symmetrically around  $V_{BAT}/2$ , in the presence of longitudinal currents. The differential transconductance amplifiers  $G_T$  and  $G_R$  accomplish this by sourcing or sinking the required current to maintain  $V_C$  at  $V_{BAT}/2$ .

When a longitudinal current is injected onto the tip and ring inputs, the voltage at  $V_C$  moves from it's equilibrium value  $V_{BAT}/2.$  When  $V_C$  changes by the amount DVC, this change appears between the input terminals of the differential transconductance amplifiers  $G_T$  and  $G_R.$  The output of  $G_T$  and  $G_R$  are the differential currents  $\Delta I_1$  and  $\Delta I_2$ , which in turn feed the differential inputs of current sources  $I_T$  and  $I_R$  respectively.  $I_T$  and  $I_R$  have current gains of 250 single ended and 500 differentially, thus leading to a change in  $I_T$  and  $I_R$  that is equal to  $500(\Delta I)$  and  $500(\Delta I_2).$ 

The circuit shown in Figure 20(B) illustrates the tip side of the longitudinal network. The advantages of a differential input current source are: improved noise since the noise due to current source  $2I_O$  is now correlated, power savings due to differential current gain and minimized offset error at the Operational Amplifier inputs via the two  $5k\Omega$  resistors.

# Digital Logic Inputs

Table 1 is the logic truth table for the TTL compatible logic input pins. The HC5523 has two enable inputs pins (E0, E1) and two control inputs pins (C1, C2).

The enable pin E0 is used to enable or disable the  $\overline{DET}$  output pin. The  $\overline{DET}$  pin is enabled if E0 is at a logic level 0 and disabled if E0 is at a logic level 1.

The enable pin E1 gates the ground key detector to the DET output with a logic level 0, and gates the loop or ring trip detector to the DET output with a logic level 1.

A combination of the control pins C1 and C2 is used to select 1 of the 4 possible operating states. A description of each operating state and the control logic follow:

#### Open Circuit State (C1 = 0, C2 = 0)

In this state the SLIC is effectively off. All detectors and both the tip and ring line drive amplifiers are powered down, presenting a high impedance to the line. Power dissipation is at a minimum.




FIGURE 20. LONGITUDINAL IMPEDANCE NETWORK

#### Active State (C1 = 0, C2 = 1)

The tip output is capable of sourcing loop current and for open circuit conditions is about -4V from ground. The ring output is capable of sinking loop current and for open circuit conditions is about  $V_{BAT}$  +4V. VF signal transmission is normal. The loop current and ground key detectors are both active, E0 and E1 determine which detector is gated to the  $\overline{DET}$  output.

#### Ringing State (C1 = 1, C2 = 0)

The ring relay driver and the ring trip detector are activated. Both the tip and ring line drive amplifiers are powered down. Both tip and ring are disconnected from the line via the external ring relay.

#### Standby State (C1 = 1, C2 = 1)

Both the tip and ring line drive amplifiers are powered down. Internal resistors are connected between tip to ground and ring to  $V_{BAT}$  to allow loop current detect in an off-hook condition. The loop current and ground key detectors are both active, E0 and E1 determine which detector is gated to the  $\overline{DET}$  output.

# AC Transmission Circuit Stability

To ensure stability of the AC transmission feedback loop two compensation capacitors  $C_{TC}$  and  $C_{RC}$  are required. Figure 21 (Application Circuit) illustrates their use. Recommended value is 2200pF.

# AC-DC Separation Capacitor, C<sub>HP</sub>

The high pass filter capacitor connected between pins HPT and HPR provides the separation between circuits sensing tip to ring DC conditions and circuits processing AC signals. A 10nf  $C_{HP}$  will position the low end frequency response 3dB break point at 48Hz. Where:

$$f_{3dB} = \frac{1}{(2 \bullet \pi \bullet R_{HP} \bullet C_{HP})}$$
 (EQ. 28)

where  $R_{HP} = 330 k\Omega$ 

#### Thermal Shutdown Protection

The HC5523's thermal shutdown protection is invoked if a fault condition on the tip or ring causes the temperature of the die to exceed 160°C. If this happens, the SLIC goes into a high impedance state and will remain there until the

temperature of the die cools down by about 20°C. The SLIC will return back to its normal operating mode, providing the fault condition has been removed.

# Surge Voltage Protection

The HC5523 must be protected against surge voltages and power crosses. Refer to "Maximum Ratings" TIPX and RINGX terminals for maximum allowable transient tip and ring voltages. The protection circuit shown in Figure 21 utilizes diodes together with a clamping device to protect tip and ring against high voltage transients.

Positive transients on tip or ring are clamped to within a couple of volts above ground via diodes  $D_1$  and  $D_2$ . Under normal operating conditions  $D_1$  and  $D_2$  are reverse biased and out of the circuit.

Negative transients on tip and ring are clamped to within a couple of volts below ground via diodes  $D_3$  and  $D_4$  with the help of a Surgector. The Surgector is required to block conduction through diodes  $D_3$  and  $D_4$  under normal operating conditions and allows negative surges to be returned to system ground.

# SLIC Operating States

**TABLE 1. LOGIC TRUTH TABLE** 

E0	E1	C1	C2	SLIC OPERATING STATE	ACTIVE DETECTOR	DET OUTPUT	
0	0	0	0	Open Circuit	No Active Detector	Logic Level High	
0	0	0	1	Active	Ground Key Detector	Ground Key Status	
0	0	1	0	Ringing	No Active Detector	Logic Level High	
0	0	1	1	Standby	Ground Key Detector	Ground Key Status	
0	1	0	0	Open Circuit	No Active Detector	Logic Level High	
0	1	0	1	Active	Loop Current Detector	Loop Current Status	
0	1	1	0	Ringing	Ring Trip Detector	Ring Trip Status	
0	1	1	1	Standby	Loop Current Detector	Loop Current Status	
1	0	0	0	Open Circuit	No Active Detector	3	
1	0	0	1	Active	Ground Key Detector		
1	0	1	0	Ringing	No Active Detector		
1	0	1	1	Standby	Ground Key Detector		
						> Logic Level High	
1	1	0	0	Open Circuit	No Active Detector		
1	1	0	1	Active	Loop Current Detector		
1	1	1	0	Ringing	Ring Trip Detector		
1	1	1	1	Standby	Loop Current Detector	J	

The fuse resistors (R<sub>F</sub>) serve a dual purpose of being nondestructive power dissipaters during surge and fuses when the line in exposed to a power cross.

# Power-Up Sequence

The HC5523 has **no** required power-up sequence. This is a result of the **D**ielectrically Isolated (DI) process used in the fabrication of the part. By using the DI process, care is no longer required to insure that the substrate be kept at the most negative potential as with junction isolated ICs.

#### Printed Circuit Board Layout

Care in the printed circuit board layout is essential for proper operation. All connections to the RSN pin should be made as close to the device pin as possible, to limit the interference that might be injected into the RSN terminal. It is good practice to surround the RSN pin with a ground plane.

The analog and digital grounds should be tied together at the device.

#### Notes

- 2. Overload Level (Two-Wire port) The overload level is specified at the 2-wire port (V $_{TRO}$ ) with the signal source at the 4-wire receive port (E $_{RX}$ ). I $_{DCMET}$  = 30mA, R $_{SG}$  = 4k $\Omega$ , increase the amplitude of E $_{RX}$  until 1% THD is measured at V $_{TRO}$ . Reference Figure 1.
- Longitudinal Impedance The longitudinal impedance is computed using the following equations, where TIP and RING voltages are referenced to ground. L<sub>ZT</sub>, L<sub>ZR</sub>, V<sub>T</sub>, V<sub>R</sub>, A<sub>R</sub> and A<sub>T</sub> are defined in Figure 2.

(TIP) 
$$L_{ZT} = V_T/A_T$$
  
(RING)  $L_{ZR} = V_R/A_R$ 

where:  $E_L = 1V_{RMS}$  (0Hz to 100Hz)

**4.** Longitudinal Current Limit (Off-Hook Active) - Off-Hook (Active,  $C_1 = 1$ ,  $C_2 = 0$ ) longitudinal current limit is determined by increasing the amplitude of  $E_1$  (Figure 3A) until the 2-wire

longitudinal balance drops below 45dB. DET pin remains low (no false detection).

- 5. Longitudinal Current Limit (On-Hook Standby) On-Hook (Active, C<sub>1</sub> = 1, C<sub>2</sub> = 1) longitudinal current limit is determined by increasing the amplitude of E<sub>L</sub> (Figure 3B) until the 2-wire longitudinal balance drops below 45dB. DET pin remains high (no false detection).
- 6. Longitudinal to Metallic Balance The longitudinal to metallic balance is computed using the following equation:

  BLME = 20 log (E<sub>L</sub>/V<sub>TR</sub>), where: E<sub>L</sub> and V<sub>TR</sub> are defined in Figure 4.
- Metallic to Longitudinal FCC Part 68, Para 68.310 The metallic to longitudinal balance is defined in this spec.
- 8. Longitudinal to Four-Wire Balance The longitudinal to 4-wire balance is computed using the following equation:

BLFE =  $20 \bullet \log (E_L/V_{TX})$ ,:  $E_L$  and  $V_{TX}$  are defined in Figure 4.

9. Metallic to Longitudinal Balance - The metallic to longitudinal balance is computed using the following equation:
BMLE = 20 • log (E<sub>TR</sub>/V<sub>I</sub>), E<sub>RX</sub> = 0

where:  $E_{TR}$ ,  $V_L$  and  $E_{RX}$  are defined in Figure 5.

10. Four-Wire to Longitudinal Balance - The 4-wire to longitudinal balance is computed using the following equation:

BFLE = 20 • log ( $E_{RX}/V_{L}$ ),  $E_{TR}$  = source is removed.

where: ERX. VL and ETR are defined in Figure 5.

**11. Two-Wire Return Loss -** The 2-wire return loss is computed using the following equation:

 $r = -20 \bullet log (2V_M/V_S)$ 

where:  $Z_D$  = The desired impedance; e.g., the characteristic impedance of the line, nominally 600 $\Omega$ . (Reference Figure 6).

- 12. Overload Level (4-Wire port) The overload level is specified at the 4-wire transmit port (V $_{TXO}$ ) with the signal source (E $_{G}$ ) at the 2-wire port, I $_{DCMET}$  = 23mA, Z $_{L}$  = 20k $_{\Omega}$ , R $_{SG}$  = 4k $_{\Omega}$  (Reference Figure 7). Increase the amplitude of E $_{G}$  until 1% THD is measured at V $_{TXO}$ . Note that the gain from the 2-wire port to the 4-wire port is equal to 1.
- 13. Output Offset Voltage The output offset voltage is specified with the following conditions: E<sub>G</sub> = 0, I<sub>DCMET</sub> = 23mA, Z<sub>L</sub> =  $\infty$  and is measured at V<sub>TX</sub>. E<sub>G</sub>, I<sub>DCMET</sub>, V<sub>TX</sub> and Z<sub>L</sub> are defined in Figure 7. Note: I<sub>DCMET</sub> is established with a series  $600\Omega$  resistor between tip and ring.
- 14. Two-Wire to Four-Wire (Metallic to V<sub>TX</sub>) Voltage Gain The 2-wire to 4-wire (metallic to V<sub>TX</sub>) voltage gain is computed using the following equation.

 $G_{2-4} = (V_{TX}/V_{TR})$ ,  $E_G = 0dBm0$ ,  $V_{TX}$ ,  $V_{TR}$ , and  $E_G$  are defined in Figure 7.

- 15. Current Gain RSN to Metallic The current gain RSN to Metallic is computed using the following equation:
- $$\begin{split} \text{K} = & \text{I}_{M} \left[ (\text{R}_{DC1} + \text{R}_{DC2}) / (\text{V}_{RDC} \text{V}_{RSN}) \right] & \text{K, I}_{M}, \text{R}_{DC1}, \text{R}_{DC2}, \text{V}_{RDC} \\ \text{and V}_{RSN} \text{ are defined in Figure 8}. \end{split}$$
- **16. Two-Wire to Four-Wire Frequency Response** The 2-wire to 4-wire frequency response is measured with respect to  $E_G = 0 dBm$  at 1.0 kHz,  $E_{RX} = 0 V$ ,  $I_{DCMET} = 23 mA$ . The frequency response is computed using the following equation:  $F_{2-4} = 20 \bullet log (V_{TX}/V_{TR})$ , vary frequency from 300Hz to 3.4kHz and compare to 1kHz reading.

 $V_{TX}$ ,  $V_{TR}$ , and  $E_G$  are defined in Figure 9.

17. Four-Wire to Two-Wire Frequency Response - The 4-wire to 2-wire frequency response is measured with respect to E $_{RX} = 0$ dBm at 1.0kHz, E $_{G} = 0$ V, I $_{DCMET} = 2$ 3mA. The frequency response is computed using the following equation:

 $F_{4-2} = 20 \bullet log (V_{TR}/E_{RX})$ , vary frequency from 300Hz to

3.4kHz and compare to 1kHz reading.

V<sub>TR</sub> and E<sub>RX</sub> are defined in Figure 9.

18. Four-Wire to Four-Wire Frequency Response - The 4-wire to 4-wire frequency response is measured with respect to E<sub>RX</sub> = 0dBm at 1.0kHz, E<sub>G</sub> = 0V, I<sub>DCMET</sub> = 23mA. The frequency response is computed using the following equation:

 $F_{4-4} = 20 \bullet log (V_{TX}/E_{RX})$ , vary frequency from 300Hz to 3.4kHz and compare to 1kHz reading.

V<sub>TX</sub> and E<sub>RX</sub> are defined in Figure 9.

19. Two-Wire to Four-Wire Insertion Loss - The 2-wire to 4-wire insertion loss is measured with respect to  $E_G = 0 dBm$  at 1.0kHz input signal,  $E_{RX} = 0$ ,  $I_{DCMET} = 23 mA$  and is computed using the following equation:

 $L_{2-4} = 20 \cdot \log (V_{TX}/V_{TR})$ 

where:  $V_{TX}$ ,  $V_{TR}$ , and  $E_G$  are defined in Figure 9. (Note: The fuse resistors,  $R_F$ , impact the insertion loss. The specified insertion loss is for  $R_F = 0$ ).

20. Four-Wire to Two-Wire Insertion Loss - The 4-wire to 2-wire insertion loss is measured based upon  $E_{RX}=0$ dBm, 1.0kHz input signal,  $E_{G}=0$ ,  $I_{DCMET}=23$ mA and is computed using the following equation:

 $L_{4-2} = 20 \bullet \log (V_{TR}/E_{RX})$ 

where: V<sub>TR</sub> and E<sub>RX</sub> are defined in Figure 9.

21. Two-Wire to Four-Wire Gain Tracking - The 2-wire to 4-wire gain tracking is referenced to measurements taken for E<sub>G</sub> = -10dBm, 1.0kHz signal, E<sub>RX</sub> = 0, I<sub>DCMET</sub> = 23mA and is computed using the following equation.

 $G_{2-4}$  = 20 • log (V<sub>TX</sub>/V<sub>TR</sub>) vary amplitude -40dBm to +3dBm, or -55dBm to -40dBm and compare to -10dBm reading.

V<sub>TX</sub> and V<sub>TR</sub> are defined in Figure 9.

**22.** Four-Wire to Two-Wire Gain Tracking - The 4-wire to 2-wire gain tracking is referenced to measurements taken for  $E_{RX} = -10 dBm$ , 1.0kHz signal,  $E_G = 0$ ,  $I_{DCMET} = 23 mA$  and is computed using the following equation:

 $G_{4-2}$  = 20 • log (V<sub>TR</sub>/E<sub>RX</sub>) vary amplitude -40dBm to +3dBm, or -55dBm to -40dBm and compare to -10dBm reading.

 $V_{TR}$  and  $E_{RX}$  are defined in Figure 9. The level is specified at the 4-wire receive port and referenced to a  $600\Omega$  impedance level

- 23. Two-Wire Idle Channel Noise The 2-wire idle channel noise at  $V_{TR}$  is specified with the 2-wire port terminated in  $600\Omega$  (R<sub>L</sub>) and with the 4-wire receive port grounded (Reference Figure 10)
- 24. Four-Wire Idle Channel Noise The 4-wire idle channel noise at  $V_{TX}$  is specified with the 2-wire port terminated in  $600\Omega$  (R<sub>L</sub>). The noise specification is with respect to a  $600\Omega$  impedance level at  $V_{TX}$ . The 4-wire receive port is grounded (Reference Figure 10).
- **25.** Harmonic Distortion (2-Wire to 4-Wire) The harmonic distortion is measured with the following conditions.  $E_G = 0$ dBm at 1kHz,  $I_{DCMET} = 23$ mA. Measurement taken at  $V_{TX}$ . (Reference Figure 7).
- 26. Harmonic Distortion (4-Wire to 2-Wire) The harmonic distortion is measured with the following conditions.  $E_{RX} = 0 dBm0$ . Vary frequency between 300Hz and 3.4kHz,  $I_{DCMET} = 23mA$ . Measurement taken at  $V_{TR}$ . (Reference Figure 9).
- 27. Constant Loop Current The constant loop current is calculated using the following equation:

 $I_L = 2500 / (R_{DC1} + R_{DC2})$ 

28. Standby State Loop Current - The standby state loop current is calculated using the following equation:

 $I_L = [|V_{BAT}| - 3] / [R_L + 1800], T_A = 25^{\circ}C$ 

- **29. Ground Key Detector** (TRIGGER) Increase the input current to 8mA and verify that  $\overline{\rm DET}$  goes low.
  - (RESET) Decrease the input current from 17mA to 3mA and verify that  $\overline{\rm DET}$  goes high.

(Hysteresis) Compare difference between trigger and reset.


- 30. Power Supply Rejection Ratio Inject a 100mV $_{RMS}$  signal (50Hz to 4kHz) on V $_{BAT}$ , V $_{CC}$  and V $_{EE}$  supplies. PSRR is computed using the following equation:
  - PSRR = 20 log ( $V_{TX}/V_{IN}$ ).  $V_{TX}$  and  $V_{IN}$  are defined in Figure 12.


# HC5523

# Pin Descriptions


PLCC	PDIP	SYMBOL	DESCRIPTION
1		RING <sub>SENS</sub> E	Internally connected to output of RING power amplifier.
2	7	BGND	Battery Ground - To be connected to zero potential. All loop current and longitudinal current flow from this ground. Internally separate from AGND but it is recommended that it is connected to the same potential as AGND.
4	8	V <sub>CC</sub>	+5V power supply.
5	9	RINGRLY	Ring relay driver output.
6	10	V <sub>BAT</sub>	Battery supply voltage, -24V to -56V.
7	11	R <sub>SG</sub>	Saturation guard programming resistor pin.
8	12	E1	TTL compatible logic input. The logic state of E1 in conjunction with the logic state of C1 determines which detector is gated to the DET output.
9	13	E0	TTL compatible logic input. Enables the $\overline{\text{DET}}$ output when set to logic level zero and disables $\overline{\text{DET}}$ output when set to a logic level one.
11	14	DET	Detector output. TTL compatible logic output. A zero logic level indicates that the selected detector was triggered (see Truth Table for selection of Ground Key detector, Loop Current detector or the Ring Trip detector). The $\overline{\text{DET}}$ output is an open collector with an internal pull-up of approximately 15k $\Omega$ to V <sub>CC</sub> .
12	15	C2	TTL compatible logic input. The logic states of C1 and C2 determine the operating states (Open Circuit, Active, Ringing or Standby) of the SLIC.
13	16	C1	TTL compatible logic input. The logic states of C1 and C2 determine the operating states (Open Circuit, Active, Ringing or Standby) of the SLIC.
14	17	R <sub>DC</sub>	DC feed current programming resistor pin. Constant current feed is programmed by resistors $R_{DC1}$ and $R_{DC2}$ connected in series from this pin to the receive summing node (RSN). The resistor junction point is decoupled to AGND to isolate the AC signal components.
15	18	AGND	Analog ground.
16	19	RSN	Receive Summing Node. The AC and DC current flowing into this pin establishes the metallic loop current that flows between tip and ring. The magnitude of the metallic loop current is 1000 times greater than the current into the RSN pin. The constant current programming resistors and the networks for program receive gain and 2-wire impedance all connect to this pin.
18	20	V <sub>EE</sub>	-5V power supply.
19	21	V <sub>TX</sub>	Transmit audio output. This output is equivalent to the TIP to RING metallic voltage. The network for programming the 2-wire input impedance connects between this pin and RSN.
20	22	HPR	RING side of AC/DC separation capacitor $C_{HP}$ . $C_{HP}$ is required to properly separate the ring AC current from the DC loop current. The other end of $C_{HP}$ is connected to HPT.
21	1	HPT	TIP side of AC/DC separation capacitor $C_{HP}$ . $C_{HP}$ is required to properly separate the tip AC current from the DC loop current. The other end of $C_{HP}$ is connected to HPR.
22	2	RD	Loop current programming resistor. Resistor $R_D$ sets the trigger level for the loop current detect circuit. A filter capacitor $C_D$ is also connected between this pin and $V_{EE}$ .
23	3	DT	Input to ring trip comparator. Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT and DR.
25	4	DR	Input to ring trip comparator. Ring trip detection is accomplished by connecting an external network to a comparator in the SLIC with inputs DT and DR.
26		TIPSENSE	Internally connected to output of tip power amplifier.
27	5	TIPX	Output of tip power amplifier.
28	6	RINGX	Output of ring power amplifier.
3, 10, 17, 24		N/C	No internal connection.

# **Pinouts**





# **Application Circuit**



U1 SLIC (Subscriber Line Interface Circuit) HC5526

U2 Combination CODEC/Filter e.g. CD22354A or Programmable CODEC/ Filter, e.g. SLAC

C<sub>DC</sub> 1.5μF, 20%, 10V

CHP 10nF, 20%, 100V (Note 2)

 $C_{RT}$  0.39 $\mu$ F, 20%, 100V

C<sub>TC</sub>, C<sub>RC</sub> 2200pF, 20%, 100V

Relay Relay, 2C Contacts, 5V or 12V Coil

D<sub>1</sub> - D<sub>5</sub> IN4007 Diode Surgector SGT27S10

PTC Polyswitch TR600-150

D<sub>6</sub> Diode, 1N4454

 $R_{F1}$ ,  $R_{F2}$  Line Resistor,  $20\Omega$ , 1% Match, 2 W Carbon column resistor or thick film on

 $R_1, R_3$  200k $\Omega, 5\%, 1/4W$ 

R<sub>2</sub> 910kΩ, 5%, 1/4W

 $R_4$  1.2M $\Omega$ , 5%, 1/4W

 $R_{B}$  18.7k $\Omega$ ,1%, 1/4W

 $R_D$  39k $\Omega$ , 5%, 1/4W

 $R_{DC1}, R_{DC2}$  41.2k $\Omega$ , 5%, 1/4W

 $R_{\mbox{\scriptsize FB}}$  20.0k $\Omega,\,1\%,\,1/4W$ 

 $R_{RX}$  280k $\Omega$ , 1%, 1/4W

 $R_T$  562k $\Omega$ , 1%, 1/4W

 $R_{TX}$  20k $\Omega$ , 1%, 1/4W

R<sub>RT</sub> 150Ω, 5%, 2W

 $R_{SG}$   $V_{BAT} = -28V$ ,  $R_{SG} = \infty$ 


 $V_{BAT} = -48V$ ,  $R_{SG} = 21.4k\Omega$ , 1/4W 5%

#### NOTES:

- 31. It is recommended that the anodes of D<sub>3</sub> and D<sub>4</sub> be shorted to ground through a battery referenced surgector (SGT27S10).
- 32. To meet the specified 25dB 2-wire return loss at 200Hz,  $C_{\mbox{HP}}$  needs to be 20nF, 20%, 100V.

FIGURE 21. APPLICATION CIRCUIT

# Plastic Leaded Chip Carrier Packages (PLCC)



#### NOTES:


- Controlling dimension: INCH. Converted millimeter dimensions are not necessarily exact.
- 2. Dimensions and tolerancing per ANSI Y14.5M-1982.
- Dimensions D1 and E1 do not include mold protrusions. Allowable
  mold protrusion is 0.010 inch (0.25mm) per side. Dimensions D1
  and E1 include mold mismatch and are measured at the extreme
  material condition at the body parting line.
- 4. To be measured at seating plane -C- contact point.
- 5. Centerline to be determined where center leads exit plastic body.
- 6. "N" is the number of terminal positions.

N28.45 (JEDEC MS-018AB ISSUE A)
28 LEAD PLASTIC LEADED CHIP CARRIER PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.165	0.180	4.20	4.57	-
A1	0.090	0.120	2.29	3.04	-
D	0.485	0.495	12.32	12.57	-
D1	0.450	0.456	11.43	11.58	3
D2	0.191	0.219	4.86	5.56	4, 5
Е	0.485	0.495	12.32	12.57	-
E1	0.450	0.456	11.43	11.58	3
E2	0.191	0.219	4.86	5.56	4, 5
N	28		28		6

Rev. 2 11/97

# Dual-In-Line Plastic Packages (PDIP)



#### NOTES:

- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JE-DEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions.
   Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- 6. E and  $\boxed{e_A}$  are measured with the leads constrained to be perpendicular to datum  $\boxed{-C-}$ .
- e<sub>B</sub> and e<sub>C</sub> are measured at the lead tips with the leads unconstrained.
   e<sub>C</sub> must be zero or greater.
- 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

# **E22.4** (JEDEC MS-010-AA ISSUE C) 22 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.125	0.195	3.18	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.065	1.15	1.65	8
С	0.009	0.015	0.229	0.381	-
D	1.065	1.120	27.06	28.44	5
D1	0.005	-	0.13	-	5
Е	0.390	0.425	9.91	10.79	6
E1	0.330	0.390	8.39	9.90	5
е	0.100 BSC		2.54 BSC		-
e <sub>A</sub>	0.400 BSC		10.16 BSC		6
e <sub>B</sub>	-	0.500	-	12.70	7
L	0.115	0.160	2.93	4.06	4
N	22		22		9

Rev. 0 12/93

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.